EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49

 

Feature

Features...

EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49 MAX 7000B

High-performance 2.5-V CMOS EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array

MatriX (MAX) architecture

– Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V MAX 7000A device families

– High-density PLDs ranging from 600 to 10,000 usable gates

– 3.5-ns pin-to-pin logic delays with counter frequencies in excess of 285.7 MHz Advanced 2.5-V in-system programmability (ISP)

– Programs through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability

– Enhanced ISP algorithm for faster programming

– ISP_Done bit to ensure complete programming

– Pull-up resistor on I/O pins during in-system programming

– ISP circuitry compliant with IEEE Std. 1532

 

EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49

MAX 7000B devices are high-density, high-performance devices based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000B devices operate with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP,  pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 285.7 MHz.  EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49 ,The MAX 7000B architecture supports 100% TTL emulation and highdensity integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000B devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, 0.8-mm Ultra FineLine BGA, PQFP, TQFP, and VTQFP packages.  EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49 MAX 7000B devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000B architecture accommodates a variety of independent combinatorial and sequential logic functions.The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49 MAX 7000B devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate up to 50% lower power while adding only a nominal timing delay.  EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49. MAX 7000B devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000B devices can be set for 3.3 V, 2.5 V, or 1.8 V and all input pins are 3.3-V, 2.5-V, and 1.8-V tolerant, allowing MAX 7000B devices to be used in mixed-voltage systems. EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49

 

EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49

The MAX 7000B architecture includes the following elements:

LABs Macrocells Expander product terms (shareable and parallel) PIA I/O control blocks EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49 The MAX 7000B architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals  (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000B devices. EPM7032BUI49-7N Altera IC MAX 7000B CPLD 32 UFBGA49