EPM7064BFI100-3N Supplier,Distributor,Price,Datasheet,PDF

EPM7064BFI100-3N Stock (IC MAX 7000B CPLD 64 FBGA100),EPM7064BFI100-3N available

Part Number:   EPM7064BFI100-3N
Description:   IC MAX 7000B CPLD 64 FBGA100
Category:   MAX 7000B
Manufacture:   Altera
Package:   FBGA100
Standard Package:   Tray
   Send RFQ for EPM7064BFI100-3N 
1 pcs
Mininum order quantity from 1PCS EPM7064BFI100-3N
Mininum order value from 1USD
2 days
lead time of EPM7064BFI100-3N is from 2 to 5 days
12 hours
Fast quotation of EPM7064BFI100-3N within 12 hours
60 days
60 days full quality warranty of EPM7064BFI100-3N
 
1, we will give you new and original parts with factory sealed package
2, Quality warranted: All products have to be passed our Quality Control before delivery.
2,If you need more details of EPM7064BFI100-3N,like pictures ,package,datasheet and so on, pls email to [email protected]
MAX 7000B Device
EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100
 
Feature
EPM7032B   EPM7064B   EPM7128B
EPM7256B   EPM7512B
Features...
EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100 MAX 7000B
High-performance 2.5-V CMOS EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array
MatriX (MAX) architecture
– Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V MAX 7000A device families
– High-density PLDs ranging from 600 to 10,000 usable gates
– 3.5-ns pin-to-pin logic delays with counter frequencies in excess of 285.7 MHz Advanced 2.5-V in-system programmability (ISP)
– Programs through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability
– Enhanced ISP algorithm for faster programming
– ISP_Done bit to ensure complete programming
– Pull-up resistor on I/O pins during in-system programming
– ISP circuitry compliant with IEEE Std. 1532
 
EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100
MAX 7000B devices are high-density, high-performance devices based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000B devices operate with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP,  pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 285.7 MHz.  EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100 ,The MAX 7000B architecture supports 100% TTL emulation and highdensity integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000B devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, 0.8-mm Ultra FineLine BGA, PQFP, TQFP, and VTQFP packages.  EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100 MAX 7000B devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000B architecture accommodates a variety of independent combinatorial and sequential logic functions.The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100 MAX 7000B devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate up to 50% lower power while adding only a nominal timing delay.  EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100. MAX 7000B devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000B devices can be set for 3.3 V, 2.5 V, or 1.8 V and all input pins are 3.3-V, 2.5-V, and 1.8-V tolerant, allowing MAX 7000B devices to be used in mixed-voltage systems. EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100
 
Function:
EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100
The MAX 7000B architecture includes the following elements:
LABs Macrocells Expander product terms (shareable and parallel) PIA I/O control blocks EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100 The MAX 7000B architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals  (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000B devices. EPM7064BFI100-3N Altera IC MAX 7000B CPLD 64 FBGA100