Twin Creeks emerges from the shadows with new solar approach

Twin Creeks emerges from the shadows with new solar approach



WASHINGTON – Squeezing another penny out of the cost of conventional solar cell manufacturing is no longer a viable approach for cleantech companies that have seen the price of solar panels drop by more than 40 percent since 2011. Addressing that reality, a manufacturing equipment maker promises to shift the focus of solar and chip manufacturing with a wafer production machine that it claims can greatly reduce silicon and other substrate material costs.

Twin Creeks Technologies (San Jose, Calif.) also claims its ultra-thin manufacturing process is suited to advanced production of LEDs and CMOS image sensors.

Reducing the amount of silicon needed to make solar cells is critical, argues Siva Sivaram, a former Intel manager and CEO of Twin Creeks, since it represents most of the manufacturing cost. Moreover, current solar manufacturing processes use only the upper layers of a silicon wafer, and Sivaram estimates that 90 percent of substrate is not used in the manufacturing process.

Twin Creeks has leveraged a technique called proton-induced exfoliation (PIE) to build a machine that produces extremely thin, flexible wafers. The company is taking the wraps off of a third generation version of its Hyperion wafer production tool this week (March 13), a machine that is says it ready for production. The company’s goal is to use its manufacturing and wafer handling and processing tools to produce monocrystalline wafers less than 1/10th the thickness of conventional wafers currently used to make solar cells.

Such an advance could help reduce solar cell material costs to the point where devices based on ultra-thin wafers would offset much of the price decline seen in the solar panel market over the last 18 months. Twin Creeks claims it lower cell production costs by about 50 percent.


Twin Creeks' third-generation Hyperion wafer tool slices wafers super-thin

PreviousXilinx and Micron demo interoperability of FPGA and RLDRAM 3 memory interface standard
Next